Formal Verification of Embedded Logic

Use model checking tools to prove safety properties of critical state machines in embedded firmware.