Working with DMA Controllers

Safely manage memory buffers shared between DMA controllers and CPU cache without corrupting state.