Reducing Context Switch Latency

Minimize register save/restore overhead by using CPU-assisted state transition features.