Optimizing IP Header Processing for Hardware

Design packet headers and subnet structures that take advantage of ASIC-level packet processing.