Understanding Hardware Memory Barriers

Describe how CPU caches and memory models affect data visibility across multiple cores.