Predictable Loop Termination Logic

Write loop conditions that are easily anticipated by the hardware branch predictor.